Career Center

Job Seekers, Welcome to WTS International Career Center
Search Filters
Use this area to filter your search results. Each filter option allows for multiple selections.
Search Results: 682 Jobs
Save Agent
Loading... Please wait.
SANDAG (San Diego Association of Governments)

San Diego, California

NEW! NEW!
The City of Portland Logo
The City of Portland

Portland, Oregon

NEW! NEW!
NEW! NEW!
LA Metro Logo
LA Metro

LOS ANGELES, California

LA Metro Logo
LA Metro

Los Angeles, California

Pace Suburban Bus

Arlington Heights, Illinois

WSDOT Washington State Department of Transportation Logo
WSDOT Washington State Department of Transportation

Tumwater, Washington

Valley Metro Logo
Valley Metro

Phoenix, Arizona

Urban Engineers, Inc.

New York, New York

Valley Metro Logo
Valley Metro

Phoenix, Arizona

LA Metro Logo
LA Metro

Los Angeles, California

Valley Metro Logo
Valley Metro

Phoenix, Arizona

Urban Engineers, Inc.

New York, New York

Alameda County Transportation Commission Logo
Alameda County Transportation Commission

Oakland, California

SANDAG (San Diego Association of Governments)

San Diego, California

Valley Metro Logo
Valley Metro

Phoenix, Arizona

North Central Texas Council of Governments

Arlington, Texas

WSDOT Washington State Department of Transportation Logo
WSDOT Washington State Department of Transportation

Tumwater, Washington

LA METRO Logo
LA METRO

LOS ANGELES, California

CITY OF WEST SACRAMENTO

West Sacramento, California

Loading... Please wait.
Senior Design For Test Engineer
What You'll Do As a member of Cisco’s Central DFT team, you’ll be responsible for architecting, implementing and verifying the ASIC Design-for-Test (DFT) features that support silicon screening, in-system test, debug and diagnostics. You are a hands-on technical lead who will drive DFT insertion of Scan/ATPG, MemoryBist, Jtag protocols and new innovative DFT IP. You will work closely with the ASIC design teams to enable the integration and validation of Test logic in all phases of the design and back-end implementation flows. You will be accountable for DFT feature sign-off for silicon tape-out and post-silicon validation. You will work with Hardware Platform, Diagnostic and ATE Test teams to validate all DFT silicon features and test patterns. Support silicon life-cycle qualit


This job listing is no longer active.

Check the left side of the screen for similar opportunities.
Loading. Please wait.
Powered By Naylor Association Solutions